Lead Design Engineer
- LocationAUSTIN
- Work typeNot stated
- EmploymentFull-time
- Posted7 November 2026
- SourceCadence's careers page (Workday)
Live checkFirst seen yesterday; still listed on Cadence's careers page 1 h ago.
At a glance
- Experience5 to 8 years
- EducationBachelor's degree
- Skills and toolsPython
Read from the ad by RoleFinder, with rules and an AI reading; the description is the source.
Back from the application? Add your CV and RoleFinder scores your fit for this role, then ranks your best 12 open roles where you want to work, each with a one-line reason.
Check my fitDid you apply? Keep this role in a free RoleFinder list with the others you save. The list shows where you applied and marks a role that closes.
Yes, save it to my listNot yet: check my fit firstAbout the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
#### Responsibilities:
* Design and integration of IPs in SoC based on high-level architectural specifications from customers.
* Perform Lint/CDC checks on the design for quality assurance and resolve related issues.
* Create synthesis constraints for the design at the IP and SoC level and perform basic synthesis for PPA (Power, Performance, Area) optimization.
* Create detailed Microarchitectural Specification documents for the design.
* Provide support to the verification team for test plan creation, coverage analysis, and feature debugging.
* Provide support to the physical design team as needed for design implementation.
* Implement innovative solutions to automate repetitive tasks.
* Collaborate within and across teams for effective project execution.
#### Requirements:
* B.E./B.Tech/M.Tech with 5-8 years of experience as a digital design engineer.
* Strong knowledge of digital design fundamentals and Verilog/SystemVerilog (SV).
* Solid knowledge of Lint/CDC tools and the ability to set up flows from scratch.
* Knowledge of creating synthesis constraints and Static Timing Analysis (STA); familiarity with synthesis tools is a plus.
* Familiarity with simulation tools (e.g., Xcelium, Verisium) to support verification.
* Experience with AMBA protocols and other ARM IPs is a plus.
* Experience with high-speed IPs such as PCIe, Ethernet, and DDR is a plus.
* Proficiency in scripting languages (Python/Perl/Tcl).
* Ability to innovate and automate repetitive tasks.
* Good communication skills for effective cross-functional collaboration.
We’re doing work that matters. Help us solve what others can’t.
Get open roles ranked against your CV
How well do you fit this role?
Add your CV once. RoleFinder ranks the open roles where you want to work, plus remote ones, against it, shows your best 12 with a one-line reason each, and emails you new matches once a week. The file is read once by AI and not kept; employers never see it.
Drop your CV and see your fit for this role and four more open roles in under a minute. No account needed: sign in only to keep them.
Sign in with Google or email to start. How we handle your CV
The file is read once by AI and not kept. How we handle your CV