Principal DFT Engineer
- LocationBangalore
- Work typeOn-site
- EmploymentFull-time
- Posted12 November 2026
- SourceNXP's careers page (Workday)
Last checked9 min ago: still listed on NXP's careers page. First seen 2 days ago.
Moves fastWhen NXP takes a role down early, it is usually about 8 days after posting. Apply soon.
At a glance
- Experience10 to 12 years
- EducationBachelor's degree
Read from the ad by RoleFinder, with rules and an AI reading; the description is the source.
About the role
Job Summary
Seeking an experienced Principal DFT Engineer with 10-12 yrs of experience to contribute to the development of cutting-edge mixed-signal and digital integrated circuits. This role involves responsibility for designing, implementing, and verifying DFT architectures for complex SoCs working closely with RTL, physical design, verification, product and test teams to ensure robust testability and high-quality silicon.
Job Responsibilities
- Lead and execute the full DFT design flow, including specification definition, architectural design, RTL coding (Verilog/SystemVerilog), synthesis, static timing analysis (STA), verification.
- Develop and integrate scan insertion, test compression, and ATPG patterns.
- Implement memory BIST strategies.
- Collaborate closely with digital, analog, mixed-signal, product, test and software teams.
- Collaborate with RTL and physical design teams for DFT insertion and timing closure.
- Develop and implement innovative DFT architectures and design methodologies to meet challenging performance, power, area and quality targets.
- Optimize test coverage, pattern count and test time.
- Perform comprehensive DFT verification at RTL and gate level.
- Work with ATE teams for test program development and silicon bring-up.
- Participate in post-silicon validation and debug activities, identifying and resolving issues to ensure product quality.
- Mentor junior engineers, provide technical guidance, and contribute to continuous improvement of DFT design processes and methodologies.
- Generate detailed design documentation, including specifications, test plans, and design reviews.
- Stay abreast of industry trends, emerging technologies, and best practices in digital IC design.
Requirements
- Bachelor or master degree in microelectronics, ECE or related
- Strong expertise in DFT methodologies: Scan, MBIST, LBIST, JTAG.
- Hands-on experience with industry standard ATPG tools.
- Proficiency in UPF/CPF-based low-power DFT.
- Knowledge of fault models (stuck-at, transition, path delay).
- Familiarity with physical design constraints for DFT.
- Experience in silicon debug and ATE bring-up
- Knowledge of Verilog, SystemVerilog, VHDL
- Strong commitment to schedule and quality, a good team player
More information about NXP in India...
#LI-9415
Get open roles ranked against your CV
Add your CV once. RoleFinder ranks the open roles where you want to work, plus remote ones, against it, shows your best 12 with a one-line reason each, and emails you new matches once a week. The file is read once by AI and not kept; employers never see it.
Sign in with Google or email to start. How we handle your CV