Senior Analog Design Engineer – Power & Clock IP
- LocationAllen, TX, United States
- Work typeOn-site
- EmploymentFull-time
- Posted3 November 2026
- SourceON Semiconductor's careers page (Oracle Recruiting)
Live checkFirst seen 6 days ago; still listed on ON Semiconductor's careers page 5 h ago.
At a glance
- Experience5+ years
Read from the ad by RoleFinder, with rules and an AI reading; the description is the source.
About the role
We are seeking a Senior Analog Design Engineer to develop power management and clocking IP for Treo-based SoCs. This role is a hands-on contributor expected to take ownership of complex analog blocks while collaborating across design, verification, and validation teams.
Responsibilities
Key Responsibilities
- Design, simulate, and verify analog IP including LDOs, DC/DC converters, charge pumps, PLLs, DLLs, and oscillators.
- Own analog blocks from specification through silicon validation.
- Perform schematic design, layout review, post-layout verification, and corner analysis.
- Collaborate with digital, validation, and technology teams during integration and bring-up.
- Support lab characterization and post-silicon debugging.
- Document designs and develop reusable IP methodologies.
Tools, Flows & Quality
Use industry-standard schematic capture and SPICE/AMS simulation tools. Perform PVT, noise, jitter, reliability, and aging analysis as part of design sign-off.
Innovation & Automation
Apply scripting and automation techniques to improve design efficiency and quality.
Success Metrics
- On-time delivery of analog IP blocks.
- High-quality silicon results with robust PVT coverage.
- Strong cross-functional collaboration and technical execution.
Qualifications
Qualifications – Minimum
- 5+ years of experience in analog IC design.
- Experience designing power management and/or clocking circuits.
- Solid understanding of analog circuit design, device physics, and layout effects.
- Proficiency with SPICE/AMS simulation and mixed-signal verification.
- Ability to work independently and communicate technical issues effectively.
Qualifications – Preferred
- Experience with Verilog-A/AMS modeling.
- Exposure to automotive or industrial applications.
- Interest in AI-assisted design and automation workflows.
Get open roles ranked against your CV
Add your CV once. RoleFinder ranks the open roles where you want to work, plus remote ones, against it, shows your best 12 with a one-line reason each, and emails you new matches once a week. The file is read once by AI and not kept; employers never see it.
Sign in with Google or email to start. How we handle your CV